Hide keyboard shortcuts

Hot-keys on this page

r m x p   toggle line displays

j k   next/prev highlighted chunk

0   (zero) top of page

1   (one) first highlighted chunk

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

# Copyright (C) 2015 Chintalagiri Shashank 

# 

# This file is part of Tendril. 

# 

# This program is free software: you can redistribute it and/or modify 

# it under the terms of the GNU Affero General Public License as published by 

# the Free Software Foundation, either version 3 of the License, or 

# (at your option) any later version. 

# 

# This program is distributed in the hope that it will be useful, 

# but WITHOUT ANY WARRANTY; without even the implied warranty of 

# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the 

# GNU Affero General Public License for more details. 

# 

# You should have received a copy of the GNU Affero General Public License 

# along with this program.  If not, see <http://www.gnu.org/licenses/>. 

""" 

gEDA Project File module documentation (:mod:`gedaif.projfile`) 

=============================================================== 

""" 

 

import tendril.gedaif.conffile 

import os 

 

 

class GedaProjectFile(object): 

 

    def __init__(self, projectfolder): 

        self.schfiles = [] 

        self.pcbfile = None 

 

        self.configsfile = tendril.gedaif.conffile.ConfigsFile(projectfolder) 

 

        self.schfolder = os.path.join(os.path.abspath(projectfolder), 

                                      'schematic') 

        projfilepath = os.path.join(self.schfolder, 

                                    self.configsfile.configdata['projfile']) 

        with open(projfilepath, 'r') as f: 

            for line in f: 

                line = self.strip_line(line) 

                if line != '': 

                    parts = line.split('\t') 

                    if parts[0].strip() == 'schematics': 

                        for part in parts[1].split(' '): 

                            self.schfiles.append(part.strip()) 

                    if parts[0].strip('\t') == 'output-name': 

                        self.pcbfile = parts[1].strip().split('/')[-1] 

 

    @staticmethod 

    def strip_line(line): 

        line = line.split("#")[0] 

        return line.strip() 

 

    @property 

    def schpaths(self): 

        return [os.path.join(self.schfolder, schfile) 

                for schfile in self.schfiles] 

 

if __name__ == "__main__": 

    pass